



F/G. 1







F16.3








F/G. 5











245; output contro 244;memory array circuit 243;timing generating circuit synchronizing 242; input latch 11; address input 104; SDRAM CORE 112; data input |26;normal/test switch signal 107; internal clock signal 16:WRITE 17:READ 18:REF 15; PRC 14; ACT F1G. 10 241; two-to-one selector 23;test Write signal 221; test ACT signal 206;normal address signal 222;test PRC signal 207;normal data input_ signal 203; normal Write signa 240; command decoder 204; normal Read signal 201; normal ACT signal 103;SDRAM 202;normal PRC signal 205; normal REF signal 05; external clock input pins 06;clock generating controller 101; external input pins circuit 02; logic 232;test CAS pin \sim 231;test RAS pin – 233;test WE pin means

'251; input synchronizing latch 210; external test pins 218;test data — output pin

113; data output

224;test Read signal

> 272; decoded PRC signal-273; decoded Write signal

274; decoded Read signal

275; decoded REF signal

216; test address/ pins


217;test datainput pin

271; decoded ACT signal.


225;test REF signal


226;test address signal

227:test data input



F16.12 Prior Art





F/G. 14 Prior Art

